Introduction
For many consumer electronic applications low a verage power dissipation is desirable and for certain special applications low p o wer dissipation is of critical importance. For applications such as personal communication systems and hand-held mobile telephones, low-power dissipation may be the tightest constraint in the design. More generally, with the increasing scale of integration, we believe that power dissipation will assume greater importance, especially in multi-chip modules where heat dissipation is one of the biggest problems.
Power dissipation of a circuit, like its area or speed, may be signi cantly improved by c hanging the circuit architecture or the base technology 3]. However, once these architectural or technological improvements have been made, it is the switching of the logic that will ultimately determine the power dissipation.
Methods for the power estimation of logic-level combinational circuits based on switching activity estimation have been presented previously (e.g., 10], 2], 4], 9], 13], 7]). Power and switching activity estimation for sequential circuits is signi cantly more di cult, because the probability o f the circuit being in any of its possible states has to be computed. Given a circuit with N ip-ops, there are 2 N possible states. These state probabilities are, in general, not uniform. As an example, consider the sequential circuit of Figure 1 and the example State Transition Graph of Figure 2. Assuming that the circuit was in state R at time 0, and that at each c l o c k cycle random inputs are applied, at time 1 (i.e., steady state) the probabilities of the circuit being in state R, A, B, C are respectively. These state probabilities have t o b e t a k en into account during switching activity estimation of the combinational logic part of the machine. Power dissipation and switching activity of CMOS combinational logic is modeled by randomly applied vector pairs. In the case of sequential circuits, the vector pair hv 1 v 2 i applied to the combinational logic is composed of a primary input part and a present state part (see Figure 1) , namely hi 1 @s 1 i 2 @s 2 i. G i v en i 1 @s 1 , the next state s 2 is uniquely determined given the functionality of the combinational logic. For example, if i 1 happens to be 0 and the machine of Figure 2 is in state R, the machine will move t o state B. This correlation between the applied vector pairs has to be taken into account in order to obtain accurate estimates of the switching activity in sequential circuits.
A rst attempt at estimating switching activity in logic-level sequential circuits was presented in 4]. This method can accurately model the correlation between the applied vector pairs, but assumes that the state probabilities are all uniform. Extensions of this method can produce accurate estimates for acyclic sequential circuits such as pipelines, but not for more general cyclic circuits 8] .
In this paper, we present results obtained by using the Chapman-Kolmogorov equations for discrete-time Markov Chains 12] to compute the exact state probabilities of the machine. The Chapman-Kolmogorov method requires the solution of a linear system of equations of size 2 N , where N is the number of ip-ops in the machine. Thus, this method is limited to circuits with relatively small number of ip-ops, since it requires the explicit consideration of each state in the circuit.
We next describe an approximate method for switching activity estimation in sequential circuits. The basic computation step is the solution of a non-linear system of equations which i s derived directly from the logic realization of the next state logic of the machine under consideration. Increasing the number of variables or the number of equations in the system results in increased accuracy. For a wide variety of examples, we show that the approximation scheme is within 1 ; 3% of the exact method, but is orders of magnitude faster for large circuits. Previous sequential switching activity estimation methods can have signi cantly greater inaccuracies.
The rest of this paper is organized as follows. In Section 2 we brie y review the physical model for power estimation and summarize the combinational estimation method of 4]. In Section 3, we describe an exact switching activity estimation method for sequential circuits. In Section 4, we rst provide the basis for the approximation schemes we h a ve developed and formulate the problem of estimating switching activity as that of solving a non-linear system of equations. We describe a scheme based on the notion of a k-unrolled network that can be used to improve the accuracy of estimation in Section 5. We describe a di erent method to improve the accuracy based on the notion of a m-expanded network in Section 6. In Section 7 we describe methods to solve the non-linear system of equations, namely, the Picard-Peano and the Newton-Raphson methods. In Section 8, we show that purely combinational logic estimation methods can provide inaccurate estimates, whereas the developed approximation methods produce accurate estimates while being applicable to large circuits.
Preliminaries

A P ower Dissipation Model
Under a simpli ed model of the energy dissipation in CMOS circuits, the energy dissipation of a CMOS circuit is directly related to the switching activity.
In particular the three simplifying assumptions are:
The only capacitance is at the output node of a CMOS gate (this capacitance includes the source-drain capacitance of the gate itself and the input capacitances of the fanout gates).
Current i s o wing either from V DD to the output capacitor or from the output capacitor to ground (that is, there is no short-circuit current).
Any c hange in a logic-gate output voltage is a change from V DD to ground or vice-versa (that is, there are no stable intermediate voltage levels).
These assumptions are reasonably justi ed for well-designed CMOS gates 5] and when combined, imply that the energy dissipated by a CMOS logic gate each time its output changes is roughly equal to the change in energy stored in the output capacitance seen by the gate. If the gate is part of a synchronous digital system controlled by a global clock, it follows that the average power dissipated by the gate is given by: P avg = 0 :5 C load (V 2 dd =T cyc ) E(transitions) (1) where P avg denotes the average power, C load is the load capacitance, V dd is the supply voltage, T cyc is the global clock period, and E(transitions) is the expected v a l u e of the number of gate output transitions per global clock c y c l e 9 ], or equivalently the average number of gate output transitions per clock cycle. All of the parameters in (1) can be determined from technology or circuit layout information except E(transitions), which depends on the logic function being performed and the statistical properties of the primary inputs. Eq. (1) is used by t h e p o wer estimation techniques such a s 4 , 9 ] to relate switching activity t o power dissipation.
Combinational Circuits
Average power can be estimated for combinational circuits by computing the average switching activity a t e v ery gate in the circuit.
It is assumed that we are given transition probabilities at each of the primary inputs to the circuit. That is, for every primary input the probability of the primary input staying at 0 (0 ! 0), staying at 1 (1 ! 1), making a 0 ! 1 transition and making a 1 ! 0 transition are given. Given these probabilities, the average switching activity a t e a c h gate in the circuit can be calculated.
A symbolic simulation method that performs this computation was given in 4]. Under the chosen gate delay model, the method rst constructs a Boolean function representing the logical value at any gate output at each time point t based on the primary input variables I0 applied at time 0 and Itapplied at time t. F or instance, one may compute the functions f i (t + 1) and f i (t + 2) for a particular gate g i . The Boolean conditions at the inputs that correspond to a 0 ! 1 transition on g i between times t + 1 a n d t + 2 are represented by the function f i (t + 1 ) f i (t + 2).
The probability o f a 0 ! 1 transition occurring between time t + 1 a n d t + 2 g i v en the transition probabilities at the primary inputs is the probability of the Boolean function f i (t + 1 ) f i (t + 2 ) evaluating to a 1. (This probability c a n b e e v aluated exactly using Binary Decision Diagrams 1] or approximately using Monte Carlo simulation.) For each gate, probabilities of transitions occurring at any time point can be evaluated e ciently, and these probabilities are summed over all the time points to obtain the average switching activity (at each gate).
Under the zero delay, unit delay, or a general delay model (where delays are obtained from library cells), the symbolic simulation method takes into account the correlation due to reconvergence of input signals and accurately measures switching activity.
The same computation can be performed more e ciently, although not exactly, using probabilistic simulation techniques such as 10] and 13] o r M o n te-Carlo simulation 2]. In the remainder of this paper, whenever we need to perform the above computation, we will refer to the symbolic simulation equations (which provide the exact solution). It should however be made clear that any other solution technique (probabilistic simulation, Monte-Carlo simulation, etc.) can be used instead. 3 The Exact Method
Modeling Correlation
To model the correlation between the two v ectors in a randomly applied vector pair, we h a ve t o augment the combinational estimation method described in Section 2.2. This augmentation is summarized in Figure 3 .
In Figure 3 , we h a ve a block corresponding to the symbolic simulation equations for the combinational logic of the general sequential circuit shown in Figure 1 . The symbolic simulation equations have t wo sets of inputs, namely hI0 I t i for the primary inputs and hPS N S i for the present s t a t e lines. However, given I0 and PS , NSis uniquely determined by the functionality of the combinational logic. This is modeled by prepending the next state logic to the symbolic simulation equations.
The con guration of Figure 3 implies that the gate output switching activity can be determined given the vector pair hI0 I t i for the primary inputs, but only PSfor the state lines. Therefore, to compute gate output transition probabilities, we require the transition probabilities for the primary input lines, and the static probabilities for the present state lines. This con guration was originally proposed in 4].
State Probability Computation
The static probabilities for the present state lines marked PSin Figure 3 are spatially correlated.
We therefore require knowledge of present state probabilities as opposed to present state line (PS ) probabilities in order to exactly calculate the switching activity in the sequential machine. The state probabilities are dependent on the connectivity of the State Transition Graph (STG) of the circuit.
For each state s i 1 i K in the STG, we associate a variable prob(s i ) corresponding to the steady-state probability of the mach i n e b e i n g i n s t a t e s i at t = 1. F or each edge e in the STG, we h a ve e:Current signifying the state that the edge fans out from, e:Next signifying the state that the edge fans out to, and e:Input signifying the input combination corresponding to the edge. Given static probabilities for the primary inputs to the machine, we can compute prob(Input), the probability of the combination Inputoccurring. 1 We can compute prob(e:Input) using:
prob(e:Input) = prob(e:Current) prob(Input) Given K states, we obtain K equations out of which a n y one equation can be derived from the 1 Static probabilities can be computed from speci ed transition probabilities. remaining K ; 1 equations. We h a ve a nal equation:
This linear set of K equations can be solved to obtain the di erent prob(s i )'s.
This system of equations is known as the Chapman-Kolmogorov equations for a discrete-time discrete-transition Markov process. Indeed, if the Markov process satis es the conditions that it has a nite number of states, its essential states form a single-chain and it contains no periodic-states, then the above system of equations will have a unique solution 12].
For example, for the State Transition Graph of Figure 2 we will obtain the following equations 
Power Estimation Given Exact State Probabilities
We n o w describe a power estimation method that utilizes the exact state probabilities obtained using the Chapman-Kolmogorov method. As described in Section 2.2, the symbolic equations express the exact switching conditions for each gate in the circuit under the unit or general delay models. Prepending the next state logic block as illustrated in Figure 3 accounts for the correlation between the present and next states. Finally, computing the exact state probabilities models the steady-state behavior of the circuit. As described in Section 2.2, power estimation of a given combinational logic circuit can be carried out by creating a set of symbolic functions such that summing the signal probabilities of the functions corresponds to the average switching activity in the original combinational circuit. Some of the inputs to the created symbolic functions are the present state lines of the circuit and the others are primary input lines. Each binary combination of the present state lines is a state in the circuit and we h a ve a n umber corresponding to the state probability for each state after solving the Chapman-Kolmogorov equations.
The signal probability calculation procedure has to appropriately weight these combinations according to the given probabilities. Suppose n is a disjoint c o ver of the function f, i.e., 
From equations (3) and (4), we h a ve:
prob(s i ):
As an example, consider the following disjoint c o ver of a function whose signal probability i s t o be computed.
Assume that the probability o f i 1 being a 1 is 0:5, and state probabilities are prob(00) = (5) requires explicit enumeration of the states and is very costly. In 14], a method which employs a partially implicit enumeration of states using OBDDs is described. The estimation method still has average-case exponential complexity { the probability o f e a c h state (resp. groups of states) is computed, and the number of states (resp. such groups) can be exponential in the number of ip-ops in the circuit. However, for the circuits that this method is applicable to, the estimates provided by the method can serve as a basis for comparison among di erent approximation schemes.
Basis of Approximation Strategies
Consider a machine with two ip-ops whose states are 00, 01, 10 and 11 have state probabilities prob(00) = 1 6 , prob(01) = 1 3 , prob(10) = 1 4 and prob (11) . We carried out the following experiment on 52 sequential circuit benchmark examples for which the exact state probabilities could be calculated. These benchmarks included nite state machine controllers, datapaths 2 as well as pipelines. First, the power dissipation of the circuit was calculated using the exact state probabilities as described in Section 3.3. Next, given the exact state probabilities, the line probabilities were determined as described in the previous paragraph. Using the topology of Figure 3 and the computed present state line probabilities for the PSlines, 2 We w ere restricted to 8-bit datapaths since the state probability computation requires explicitly enumerating the states of the machine. approximate power dissipations were calculated for each circuit. The average error 3 in the power dissipation measures obtained using the line probability approximation over all the circuits was only 2:8%. The maximum error for any one example was 7:3%. Assuming uniform line probabilities of 0:5 a s i n 4 ] results in signi cant errors of over 40% for some examples.
The above experiment leads us to conclude that if accurate line probabilities can be determined then using line probabilities rather than state probabilities is a viable alternative. We only have to determine N numbers for a N ip-op machine, one for each present state line, rather than 2 N numbers, one for each possible state.
Computing Present State Line Probabilities
In our approximation framework we directly determine line probabilities without recourse to State Transition Graph extraction. The approximation framework is based on solving a non-linear system of equations to compute the state line probabilities. This system of equations is given by the combinational logic implementing the next state function of the sequential circuit.
Consider the set of functions below corresponding to the next state lines. We can solve the equation set Y (P) = 0 or nd a xed point o f P = G(P) to obtain the present state line probabilities. We describe the use of the Picard-Peano method to obtain a xed point o f P = G(P), and the use of the Newton-Raphson method to solve Y (P) = 0 in Section 7. The uniqueness or the existence of the solution is not guaranteed for an arbitrary system of non-linear equations. However, since in our application we h a ve a correspondence between the non-linear system of equations and the State Transition Graph of the sequential circuit, there will exist at least one solution to the non-linear system. Further, convergence is guaranteed under mild assumptions for our application.
Inaccuracy in Formulation
The above formulation does not capture the correlation between the state line probabilities. Let us consider the example State Transition Graph of Figure 2 However, if we obtain the exact line probabilities using the exact state probabilities as shown in the rst paragraph of Section 4, we nd that these approximate line probabilities are in error.
The above example is small (4 states) and contrived, and signi cant errors may be obtained for such examples. The state line probabilities obtained using the approximation method of this section are on average close to the exact line probabilities, and they typically result in switching activity estimates that are close to the exact method for most real-life examples (cf. Section 8). Nevertheless, it is worthwhile to explore ways to increasing the accuracy. W e describe two such mechanisms in Section 5 and Section 6.
5 Improving Accuracy using k-Unrolled Networks
State Line Probability Computation
In the formulation of Section 4, the non-linear equations correspond to a single stage of next state logic. Consider the unrolled network of Figure 4 (a). The next state logic has been unrolled k times.
As illustrated in Figure 4 (b), we can construct a set of non-linear equations corresponding to this k-unrolled network, which will partially take i n to account the correlation between the state lines, when computing the state line probabilities.
The exact present state line probabilities can be obtained by unrolling the next state logic 1 times (Figure 4(a) ). This is however impractical. We t h us approximate the signal probabilities by unrolling the next state logic k times where k is a user de ned parameter. The number of equations is the same. The number of primary input variables has increased, but the probabilities for these variables are known. Figure 5 (a) shows the method used to calculate signal probability of the internal nodes of the FSM using the k-unrolled network with signal probability feedback.
Switching Activity Computation
The topology of Figure 3 was proposed as a means of taking into account the correlation between the applied input vector pair when computing the transition probabilities. This method takes one cycle of correlation into account. It is possible to take m ultiple cycles of correlation into account b y prepending the symbolic simulation equations with the k-unrolled network. This is illustrated in Figure 5 6 Improving Accuracy Using m-Expanded Networks
State Line Probability Computation
We describe a di erent method to improve the accuracy of the basic approximation strategy outlined in Section 4. This method models the correlation between m-tuples of present state lines. The method is pictorially illustrated in Figure 6 for m = 2 . in the evaluation of the prob(f i )'s.
The signal probability e v aluation methods of Section 7.3 can be easily augmented to use the above probabilities. In the case of the OBDD-based method placing each ps i and ps i+1 pair adjacent in the chosen ordering allows signal probability computation by a linear-time traversal.
The number of equations for m = 3 i s 7N 3 . When m = N, the number of equations will become 2 N and the method will degenerate to the Chapman-Kolmogorov method.
The choice of the m-tuples of present and next state lines is made by grouping next state lines that have the maximal amount of shared logic into each m-tuple. Note that the accuracy of line probability estimation will depend on the choice of the m-tuples.
Switching Activity Computation
To estimate switching activity g i v en m-tuple present state line probabilities, the topology of Figure  3 is used as before. The di erence is that for m = 2 the prob(ps i^p s i+1 ), prob(ps i^p s i+1 ) and prob(ps i^p s i+1 ) v alues are used to calculate the switching activities.
Solving the Non-Linear System of Equations
We describe two methods to solve the non-linear system of equations obtained using k-unrolled or m-expanded networks. We will assume that the non-linear system can be represented as P = G(P) or as Y (P) = 0 as described in Section 4.
Picard-Peano Method
The Picard-Peano method is used to nd a xed point of the P = G(P) system. This system is reproduced below.
We can start with an initial guess P 0 , and iteratively compute P k+1 = G(P k ) u n til convergence is reached. Convergence is deemed to be achieved if P k+1 ; P k is su ciently small. The above iteration is known as the Picard-Peano iteration for nding a xed-point of a system of non-linear equations.
We are only given the Boolean functions f i (i 1 Since we are considering the domain (0 1), which is not inclusive of 0 and 1, and the ns i 's are non-trivial Boolean functions of at least two present state lines for every i, this partial di erential is strictly less than one, because we are guaranteed that prob(f i p s j ) > 0 a n d prob(f i ps j ) > 0.
From Theorems 7.1 and 7.2, we can see that the iterated signal probability calculation is guaranteed to converge to a solution, provided some mild assumptions are made with respect to the functionality of the next state logic.
Newton-Raphson Method
The Newton-Raphson method can be used to solve a non-linear system of equations given an initial guess at the solution. The advantage of the Newton-Raphson method is the quadratic rate of convergence. However, each iteration is more computationally expensive than the Picard-Peano method.
Given Y (P) = 0 and a column matrix corresponding to an initial guess P 0 , w e can write the k th Newton iteration as the linear system solve shown below.
J(P k ) P k+1 = J(P k ) P k ; Y (P k ) (8) where J is the N N Jacobian matrix of the system of equations. Each e n try in J corresponds to a @y i @p j evaluated at P k . T h e P k+1 correspond to the variables in the linearized system and after solving the system P k+1 is used as the next guess. Convergence is deemed to be achieved if each entry in Y (P k ) is su ciently small.
We use the methods of Section 7.3 to evaluate:
for given p j = prob(ps j )'s and prob(i k )'s. The Y (P k ) of Eqns. 8 can easily be evaluated using the p j k values and using Eqns. 6. We need to also evaluate J(P k ). As mentioned earlier, each e n try of J corresponds to @y i We can evaluate prob(f i p s j ) a n d prob(f i ps j ) for a given P k using the methods of Section 7.3.
As an example consider: is satis ed for = 2 , w e will show that the derivative o f e a c h e n try of J is less than or equal to 2.
Recall that J is a matrix with each e n try corresponding to @y i @p j . Using the equations provided in the proof of Theorem 7.2 we can write: 
Signal Probability E v aluation
In the non-linear equation solver, regardless of whether we are using the Picard-Peano method or the Newton-Raphson method, we h a ve to repeatedly evaluate the signal probability of a Boolean function given input probabilities, i.e., compute prob(f i (i 1 i 2 i M p s 1 p s 2 p s N )) given the prob(i k )'s and the prob(ps j )'s.
There exist several methods to evaluate signal probability. An exact method corresponds to using Ordered Binary Decision Diagrams (OBDD's) 1]. If an OBDD can be created for f i , then prob(f i ) can be evaluated in linear time in the size of the OBDD for f i . OBDD's can be cofactored in linear time, allowing for the e cient e v aluation of the Jacobian entries.
An alternative i s t o u s e M o n te Carlo simulation. Approximate signal probabilities can be computed using random logic simulation on the multilevel network corresponding to f i . Our experience has been that the signal probabilities quickly converge to the exact results obtained using OBDD's.
In order to evaluate a particular Jacobian entry, the appropriate input to f i h a s t o b e s e t t o 0 ( 1 ) and random simulation is performed on the remaining inputs.
Experimental Results
In this section we present experimental results that illustrate the following points:
Exact and explicit computation of state probabilities is possible for controller type circuits. However, it is not viable for datapath circuits.
Purely combinational logic estimates result in signi cant inaccuracies.
Assuming uniform probabilities for the present state line probabilities and state probabilities as in 4] can result in signi cant inaccuracies in power estimates.
Computing the present state line probabilities using the technique presented in the previous sections results in 1) accurate switching activity estimates for all internal nodes in the network implementing the sequential machine 2) accurate, robust and computationally e cient p o wer estimate for the sequential machine.
In Table 1 , results are presented for several circuits. In the table, combinational corresponds to the purely combinational estimation method of 4] and uniform-prob corresponds to the sequential estimation method of 4] that assumes uniform state probabilities. The column line-prob corresponds to the technique of Section 4 and using the Newton-Raphson method with a convergence criterion of 0:0001% to solve the equations. These equations correspond to k = 0 o r m = 1 .
Finally, state-prob corresponds to the exact state probability calculation method of Section 3.
The zero delay model was assumed, however, any other delay model could have been used instead.
The rst set of circuits corresponds to nite state machine controllers. These circuits typically have the characteristic that the state probabilities are highly non-uniform. Restricting oneself to combinational power dissipation (combinational) or assuming uniform state probabilities (uniform-prob) results in signi cant errors. However, the line probability method of Section 4 produces highly accurate estimates when compared to exact state probability calculation.
The second set of circuits corresponds to datapath circuits, such as counters and accumulators. The exact state probability e v aluation method requires huge amounts of CPU time for even the medium-sized circuits, and cannot be applied to the large circuits. For all the circuits that the exact method is viable for, our line-prob method produces identical estimates. The uniformprob method does better for the datapath circuits { in the case of counters for instance, it can be shown that the state probabilities are all uniform, and therefore the uniform-prob method will produce the right estimates. Of course, this assumption is not always valid.
The third set of circuits corresponds to pipelined adders and a pipelined multiplier. For pipelined circuits, exact power estimation is possible without resort to Chapman-Kolmogorov equation solving 8]. The fourth set corresponds to mixed datapath/control circuits from the ISCAS-89 benchmark set. Exact state probability e v aluation is not possible for these circuits.
The CPU times in the tables correspond to seconds (s) or minutes (m) on a SUN-SPARC-2. The CPU times correspond to times required for symbolic simulation to estimate combinational Table 2 : Absolute errors in present state line probabilities averaged over all present state lines activity plus the time required for the calculation of state/line probabilities. For all the circuits BDDs were used to obtain the line probabilities. However, Monte-Carlo simulation was used for combinational activity estimation for the large ISCAS-89 circuits.
In Table 2 , present state line probability estimates for the benchmark circuits are presented. The error value provided in each column shows the absolute error (i.e., absolute value of the di erence between exact and approximate values) of the signal probabilities averaged over all present state lines in the circuit. The exact values were calculated by the method described in Section 3. (We could not generate the exact values for circuits in Groups 3 and 4 as the size of ChapmanKolmogorov system of equations becomes too large.) It is evident from these results that the error averaged over all benchmark circuits is well below 0.05 (see the line-prob column entries which correspond to the method described in Section 4). Note that this error is due to ignoring correlation as exempli ed in Section 4.2, and not due to convergence error of the Newton-Raphson method. The convergence criterion for line probabilities was set to 0:0001% to generate these results.
We present the switching activity errors for the benchmark circuits in Table 3 . Again, the error value provided in each column represents the absolute error averaged over all internal nodes in the circuit. It can be seen that this error is quite small. These two tables demonstrate that the approximate procedure provided in Section 4 leads to very accurate estimates for both the present state line probabilities and for the switching activity v alues for all circuit lines.
Next, we present results comparing the Picard-Peano and Newton-Raphson methods to solve the non-linear equations of Section 4. These results are summarized in Table 4 . The number of iterations required for the Picard-Peano and Newton-Raphson methods are given in Table 4 under the appropriate columns, as are the CPU times per iteration and the total CPU time. NewtonRaphson typically takes fewer iterations, but each iteration requires the evaluation of the Jacobian and is more expensive than the Picard iteration. The results obtained by the two methods are identical, since the convergence criterion used was the same.
To generate the results in Table 4 , the convergence criterion allowed a maximum error of 1% in the line probabilities. In this case, the Picard-Peano method outperforms the Newton-Raphson method for virtually all the examples. If the convergence criterion is tightened, e.g., to allow for a maximum error of :01%, the Picard-Peano method requires substantially more iterations than the Newton-Raphson and in several examples, the Newton-Raphson method outperforms the PicardPeano method. However, since the error due to ignoring correlation (cf. Section 4.2) can be more than 1%, in practice it does not make sense to tighten the convergence criterion beyond a 1% allowed error.
In some pathological examples, where the conditions of Theorem 7.1 are not satis ed, the Picard-Peano method may exhibit oscillatory behavior, and will not converge. In these cases, the Table 6 : Percentage error in switching activity estimates averaged over all nodes in the circuit circuits of Table 1 for 0 k 2 and 1 m 4. 4 The percentage di erences in power from the exact power estimate are given. In general, if k ! 1 , the error will reduce to 0%, however, increasing k when k is small is not guaranteed to reduce the error in total power estimates (e.g., 4 The initial error for dk16 and sreg benchmarks is 0, thus, there is no need to improve the accuracy by using larger values of k and m.
consider styr). This phenomenon can be explained as follows. The total power estimate is obtained by summing power consumptions of all nodes in the circuit. The individual power estimates may be under-or over-estimated, yet when they are added together, the overall error may become small due to error cancelation. Increasing k improves the accuracy of power estimates for individual nodes (see Table 6 ), but does not necessarily improve the accuracy of power estimate for the circuit due to the unpredictability of the error cancelation during the summing step. The m-expansionbased method behaves more predictably for this set of examples, however, again no guarantees can be made regarding the improvement in accuracy (of total power estimates) on increasing m, except that when m is set to the number of ip-ops in the machine, the method produces the Chapman-Kolmogorov equations, and therefore the exact state probabilities are obtained. The Newton-Raphson method with a convergence criterion of 0:0001% was used to obtain the line probabilities in Tables 5 and 6 . The CPU times for power estimation are in seconds on a SUN SPARC-2. These times can be compared with those listed in Table 1 under the \Line Prob." column as those times correspond to k = 0 and m = 1. Based on these results, we conclude that k = 1 a n d m = 2 provide a good compromise between accuracy and run-time.
During the synthesis process, we often want t o k n o w the switching activity of individual nodes instead of a single power consumption gure. Table 6 presents the percentage error in individual node's switching activity from the exact values as a function of k and m, a veraged over all the nodes in the circuit. It is seen that the accuracy of switching activity estimates consistently increases with the value of k and m. F or example, the error in switching activity estimates for styr decreases from 13% to 6.3% when k increases from 1 to 2 and from 6.6% to 6.0% when m increases from 2 to 4. A similar trend exists with respect to the maximum error and the root-mean-squared error criteria.
Conclusions and Ongoing Work
We presented a framework for sequential power estimation in this paper. In this framework, state probabilities can be computed using the Chapman-Kolmogorov equations, and present state line probabilities are computed by solving a system of non-linear equations. We h a ve shown that the latter is signi cantly more e cient for medium to large circuits, and does not sacri ce accuracy.
Given the present state line probabilities, the switching activity a n d p o wer dissipation of the circuit can be accurately computed. Any combinational logic estimation method that can accurately model the correlation between the applied input vector pairs can be used. 
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